

*Advance Information*

**Programmable Video Timing Controller  
(PVTC)**


The MC2672 programmable video timing controller (PVTC) is a programmable device designed for use in CRT terminals and displays systems that employ raster scan techniques. The PVTC generates the vertical and horizontal timing signals necessary for the display of interlaced or non-interlaced data on a CRT monitor. It provides consecutive addressing to a user specified display buffer memory domain and controls the CPU-display buffer interface for various buffer configuration modes. A variety of operating modes, display formats, and timing profiles can be implemented by programming the control registers in the PVTC. Applications include CRT terminals, word-processing systems, small business computers, and home computers.

- 4 MHz Character Rate
- Up to 256 Characters Per Row
- 1 to 16 Raster Lines Per Character Row
- Up to 128 Character Rows Per Frame
- Programmable Horizontal and Vertical Sync Generators
- Interlaced or Non-Interlaced Operation
- Up to 16K RAM Addressing for Multiple Page Operation
- Automatic Wraparound of RAM
- Addressable, Incrementable, and Readable Cursor
- Programmable Cursor Size, Position, and Blink
- Split Screen and Horizontal Scroll Capability
- Light Pen Register
- Selectable Buffer Interface Modes
- Dynamic RAM Refresh
- Completely TTL Compatible
- Single +5-Volt Power Supply
- Power-On Reset Circuit

**3**

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



3

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 to +7.0	V
Input Voltage	$V_{in}$	-0.3 to +7.0	V
Operating Temperature Range	$T_A$	0 to 70	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance Plastic Package	$\theta_{JA}$	50	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

## POWER CONSIDERATIONS

The average chip-junction temperature,  $T_J$ , in  $^{\circ}\text{C}$  can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

where:

- $T_A$  = Ambient Temperature,  $^{\circ}\text{C}$   
 $\theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient,  $^{\circ}\text{C}/\text{W}$   
 $P_D$  =  $P_{\text{INT}} + P_{\text{PORT}}$   
 $P_{\text{INT}}$  =  $I_{\text{CC}} \times V_{\text{CC}}$ , Watts — Chip Internal Power  
 $P_{\text{PORT}}$  = Port Power Dissipation, Watts — User Determined

For most applications  $P_{\text{PORT}} < P_{\text{INT}}$  and can be neglected.  $P_{\text{PORT}}$  may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{\text{PORT}}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{\text{CC}} = 5.0\text{ V} \pm 5\%$ )

Parameter	Symbol	Min	Max	Unit
Input Low Voltage	$V_{\text{IL}}$	-0.3	0.8	V
Input High Voltage	$V_{\text{IH}}$	2.0	$V_{\text{CC}}$	V
Output Low Voltage ( $I_{\text{Load}} = 2.4\text{ mA}$ )	$V_{\text{OL}}$	—	0.4	V
Output High Voltage (Except INTR Output) $I_{\text{Load}} = -200\ \mu\text{A}$	$V_{\text{OH}}$	2.4	—	V
Input Leakage Current $V_{\text{in}} = 0$ to $V_{\text{CC}}$	$I_{\text{in}}$	-10	10	$\mu\text{A}$
Hi-Z (Offstate) Input Current $V_{\text{in}} = 0.4$ to $2.4\text{ V}$	$I_{\text{TSI}}$	-10	10	$\mu\text{A}$
INTR Open-Drain Output Leakage Current $V_{\text{OH}} = 2.4\text{ V}_{\text{CC}}$	$I_{\text{LOH}}$	—	10	$\mu\text{A}$
Internal Power Dissipation	$P_{\text{INT}}$	—	800	mW

NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

# MC2672


## AC ELECTRICAL CHARACTERISTICS — BUS TIMING (T<sub>A</sub>=0° to 70°C, V<sub>CC</sub>=5.0 V ±5%, See Note 1)

Parameter	Symbol	MC2672B3		MC2672B4		Unit
		Min	Max	Min	Max	
A0-A2 Setup Time to $\overline{W}$ , $\overline{R}$ Low	t <sub>AS</sub>	30	—	30	—	ns
A0-A2 Hold Time from $\overline{W}$ , $\overline{R}$ High	t <sub>AH</sub>	0	—	0	—	ns
$\overline{CE}$ Setup Time to $\overline{W}$ , $\overline{R}$ Low	t <sub>CS</sub>	0	—	0	—	ns
$\overline{CE}$ Hold Time from $\overline{W}$ , $\overline{R}$ High	t <sub>CH</sub>	0	—	0	—	ns
$\overline{W}$ , $\overline{R}$ Pulse Width	t <sub>RW</sub>	250	—	250	—	ns
Data Valid after $\overline{R}$ Low	t <sub>DD</sub>	—	200	—	200	ns
Data Bus Floating after $\overline{R}$ High	t <sub>DF</sub>	—	100	—	100	ns
Data Setup Time to $\overline{W}$ High	t <sub>DS</sub>	150	—	150	—	ns
Data Hold Time from $\overline{W}$ High	t <sub>DH</sub>	10	—	5	—	ns
High Time from $\overline{CE}$ to $\overline{CE}$ (see Note 2)	Consecutive Commands	600	—	600	—	ns
	Other Commands	300	—	300	—	ns

### NOTES:

- Timing is illustrated and specified referenced to  $\overline{W}$  and  $\overline{R}$  inputs. Device may also be operated with  $\overline{CE}$  as the "strobing" input. In this case, all timing specifications apply referenced to falling and rising edges of  $\overline{CE}$ .
- This specification requires that the  $\overline{CE}$  input be negated (high) between read and/or write cycles.
- All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

BUS TIMING DIAGRAM



# MC2672


## AC ELECTRICAL CHARACTERISTICS — CHARACTER CLOCK TIMING (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5.0 V ± 5%, See Note 1)

Parameter	Symbol	MC2672B3		M2672B4		Unit
		Min	Max	Min	Max	
CCLK Period	t <sub>CCP</sub>	370	—	250	—	ns
CCLK High Time	t <sub>CCH</sub>	125	—	100	—	ns
CCLK Low Time	t <sub>CCL</sub>	125	—	100	—	ns
Output Delay Time from CCLK Edge DADD0-DADD13, BCE, WDB, RDB, MBC BLANK, HSYNC, VSYNC/CSYNC, CURSOR, BEXT, BREO, BACK :	t <sub>CCD</sub>	40	175	40	150	ns
		40	225	40	200	

### NOTES:

1. BCE, WDB, and RDB delays track each other within 10 nanoseconds. Also, these output delays will tend to follow the direction (minimum/maximum) of DADD0-DADD13 delays.
2. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

CHARACTER CLOCK TIMING DIAGRAM



### NOTES:

1. DADD0-DADD13, BLANK, HSYNC, CSYNC/VSYNC, CURSOR, BEXT, BREO, BCE, MBC, BACK.
2. BCE changes state on both CCLK edges.

3


AC ELECTRICAL CHARACTERISTICS — OTHER TIMINGS (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5.0 V ± 5%)

Parameter	Symbol	MC2672B3		MC2672B4		Unit
		Min	Max	Min	Max	
READY/RDFLG Low from $\bar{W}$ HIGH	t <sub>RDL</sub>	—	t <sub>CCP</sub> + 30	—	t <sub>CCP</sub> + 30	ns
BACK High from $\bar{PBREQ}$ Low	t <sub>BAK</sub>	—	225	—	200	ns
BEXT High from $\bar{PBREQ}$ High	t <sub>BXT</sub>	—	225	—	200	ns
Light Pen Strobe Setup Time to CCLK Low	t <sub>LPS</sub>	120	—	120	—	ns
Light Pen Strobe Hold Time from CCLK Low	t <sub>LPH</sub>	-10	—	-10	—	ns
$\bar{INTR}$ Low from CCLK Low	t <sub>IRL</sub>	—	225	—	200	ns
$\bar{INTR}$ High from $\bar{W}$ , $\bar{R}$ High	t <sub>IRH</sub>	—	600	—	600	ns



NOTES:

- Timing is illustrated and specified referenced to  $\bar{W}$  and  $\bar{R}$  inputs. Device may also be operated with  $\bar{CE}$  as the "strobing" input. In this case, all timing specifications apply referenced to falling and rising edges of  $\bar{CE}$ .
- All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.


OTHER TIMING DIAGRAMS



OTHER TIMING DIAGRAMS (Continued)



## COMPOSITE SYNC TIMING DIAGRAM



## NOTES:

1. In non-interlaced operation the even field is repeated continuously, and the odd field is not.
2. Interlaced operation the even field alternates with the odd field.
3. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

## SIGNAL DESCRIPTION

The input and output signals for the PVTC are described in the following paragraphs.

**V<sub>CC</sub> AND GND**

Power is supplied to the PVTC using these two pins. V<sub>CC</sub> is the +5 volts ±5% power input and GND is the ground connection.

**ADDRESS LINES (A0-A2)**

These lines are used to select PVTC internal registers for read/write operations and for commands.

**DATA BUS (D0-D7)**

These lines comprise the 8-bit bidirectional three-state data bus. Bit 0 is the least significant bit and bit 7 is the most significant bit. All data, command, and status transfers between the CPU and the PVTC take place over this bus. The direction of the transfer is controlled by the read and write inputs when the chip enable input is low. When the chip enable input is high the data bus is in the high-impedance state.

**READ STROBE ( $\bar{R}$ )**

This pin is an active low input. A low on this pin while chip enable is low causes the contents of the register selected by A0-A2 to be placed on the data bus. The read cycle begins on the falling edge of  $\bar{R}$ .

**WRITE STROBE ( $\bar{W}$ )**

This pin is an active low input. A low on this pin while chip enable is also low causes the contents of the data bus to be transferred to the register selected by A0-A2. The transfer occurs on the rising edge of  $\bar{W}$ .

**CHIP ENABLE ( $\bar{CE}$ )**

This pin is an active low input. When low, data transfers between the CPU and the PVTC are enabled on D0-D7 as controlled by the  $\bar{W}$ ,  $\bar{R}$ , and A0-A2 inputs. When  $\bar{CE}$  is high, the PVTC is effectively isolated from the data bus and D0 through D7 are placed in the high-impedance state.

**CHARACTER CLOCK ( $\bar{CCLK}$ )**

This pin is the timing signal derived from the video dot clock which is used to synchronize the PVTC's timing functions.

**HORIZONTAL SYNC (HSYNC)**

This pin is an active high output which provides video horizontal sync pulses. The timing parameters are programmable.

**VERTICAL SYNC/COMPOSITE SYNC (VSYNC/CSYNC)**

A control bit selects either vertical or composite sync pulses on this active high output. When CSYNC is selected, equalization pulses are included. The timing parameters are programmable.



**BLANK (BLANK)**

This active high output defines the horizontal and vertical borders of the display. Display control signals which are output on DADD3 through DADD13 are valid on the trailing edge of BLANK.

**CURSOR GATE (CURSOR)**

This active high output becomes active for a specified number of scan lines when the address contained in the cursor registers matches the address output on the display address (DADD0 through DADD13). The first and last lines of the cursor and a blink option are programmable.

**INTERRUPT REQUEST ( $\overline{\text{INTR}}$ )**

This pin is an open-drain output which supplies an active low interrupt request from any of five maskable sources. This pin is inactive after power-on reset or a master reset command.

**LIGHT PEN STROBE (LPS)**

This positive edge triggered input indicates a light pen 'hit' causing the current value of the display address to be strobed into the light pen register.

**HANDSHAKE CONTROL 1 (CTRL1)**

In independent mode, this pin provides an active low write data buffer ( $\overline{\text{WDB}}$ ) output which strobes data from the interface latch into the display memory. In transparent and shared modes, this is an active low processor bus request ( $\overline{\text{PBREQ}}$ ) input which indicates that the CPU desires to access the display memory. This pin must be tied high when operating in row-buffer mode.

**HANDSHAKE CONTROL 2 (CTRL2)**

In independent mode, this pin provides an active low read data buffer ( $\overline{\text{RDB}}$ ) output which strobes data from the display memory into the interface latch. In transparent and shared modes, CTRL2 is an active low bus external enable ( $\overline{\text{BEXT}}$ ) output which indicates that the PVTC has relinquished control of the display memory (DADD0-DADD13 are in the high-impedance state) in response to a CPU bus request.  $\overline{\text{BEXT}}$  also goes low in response to a "display off and float DADD" command. In row-buffer mode, CTRL2 is an active low bus request ( $\overline{\text{BREQ}}$ ) output which halts the CPU during a line DMA.

**HANDSHAKE CONTROL 3 (CTRL3)**

In independent mode, this pin provides the active low buffer chip enable ( $\overline{\text{BCE}}$ ) signal to the display memory. In transparent and shared modes, CTRL3 provides an active low bus acknowledge ( $\overline{\text{BACK}}$ ) output which serves as a ready signal to the CPU in response to a processor bus request. In row buffer mode, CTRL3 is an active high memory bus control (MBC) output which configures the system for the DMA transfer of one row of character codes from system memory to the row display buffer.

**DISPLAY ADDRESS (DADD0-DADD13)**

The display address is used by the PVTC to address up to 16K of display memory. These outputs are floated at various times depending on the buffer mode. Various control signals are multiplexed on DADD3 through DADD13 and are valid at the trailing edge of BLANK. The following paragraphs describe these control signals.

**LINE INTERLACE (DADD3/LI)** — Replaces DADD4/LA0 as the least significant line address for interlaced sync and video applications. A low indicates an even row of an even field or an odd row of an odd field.

**LINE ADDRESS (DADD4-DADD7/LA0-LA3)** — Provides the number of the current scan line within each character row.

**LINE ZERO (DADD8/LNZ)** — Asserted before the first scan line in each character row.

**LIGHT PEN LINE (DADD9/LPL)** — Asserted before the scan line which matches the programmed light pen line position (line three, five, seven, or nine).

**UNDERLINE (DADD10/UL)** — Asserted before the scan line which matches the programmed underline position (line 0 through 15).

**BLINK FREQUENCY (DADD11/BLINK)** — Provides an output divided down from the vertical sync rate.

**ODD FIELD (DADD12/ODD)** — Active high signal which is asserted before each scan line of the odd field when interlace is specified.

**LAST LINE (DADD13/LL)** — Asserted before the last scan line of character row.

**FUNCTIONAL DESCRIPTION**

The following paragraphs describe the major blocks (data-bus buffer, interface logic, operation control, timing, display control, and buffer control) which comprise the PVTC.

**DATA-BUS BUFFER**

The data-bus buffer provides the interface between the external and internal data buses. It is controlled by the operation control block to allow read and write operations to take place between the controlling CPU and the PVTC.

**INTERFACE LOGIC**

The interface logic contains address decoding and read and write circuits to permit communications with the microprocessor via the data-bus buffer. The functions performed by the CPU read and write operations are as shown in Table 1.

3

TABLE 1 — PVTC ADDRESSING

A2	A1	A0	Read ( $\bar{R}=0$ )	Write ( $\bar{W}=0$ )
0	0	0	Interrupt Register	Initialization Registers*
0	0	1	Status Register	Command Register
0	1	0	Screen Start Address Lower Register	Screen Start Address Lower Register
0	1	1	Screen Start Address Upper Register	Screen Start Address Upper Register
1	0	0	Cursor Address Lower Register	Cursor Address Lower Register
1	0	1	Cursor Address Upper Register	Cursor Address Upper Register
1	1	0	Light Pen Address Lower Register	Display Pointer Address Lower Register
1	1	1	Light Pen Address Upper Register	Display Pointer Address Upper Register

\* There are 11 initialization registers which are accessed sequentially via a simple address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split-screen register) is accessed. The pointer then continues to point to the split-screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the "load IR address pointer" command.

### OPERATION CONTROL

The operation control section decodes configuration and operation commands from the CPU and generates appropriate signals to other internal sections to control the overall device operation. It contains the timing and display registers which configure the display format and operating modes, the interrupt logic, and the status register which provides operational feedback to the CPU.

### TIMING

The timing section contains the cursors and decoding logic necessary to generate and monitor timing outputs and to control the display format. These timing parameters are selected by programming of the initialization registers.

### DISPLAY CONTROL

The display control section generates linear addressing of up to 16K bytes of display memory. Internal comparators limit the portion of the memory which is displayed to programmed values. Additional functions performed in this section include cursor positioning, storage of light pen "hit" locations, and address comparisons required for generation of timing signals and the split-screen interrupt.

### BUFFER CONTROL

The buffer control section generates three signals which control the transfer of data between the CPU and the display buffer memory. Four system configurations requiring four different handshaking schemes are supported. These are described in **SYSTEM CONFIGURATIONS**.

### SYSTEM CONFIGURATIONS

Figure 1 illustrates the block diagram of a typical display terminal that uses an MC2672, character ROM, a keyboard interface, and an attribute controller. In this system, the CPU examines inputs from the data communications line and the keyboard and places the data to be displayed in the display buffer memory. The buffer is typically a RAM which holds the data for a single or multiple screenload (page) or for a single character row.

The PVTC supports four common system configurations of display buffer memory, designated the independent, transparent, shared, and row-buffer modes. The first three

modes utilize a single or multiple page RAM and differ primarily in the means used to transfer display data between the RAM and the CPU. The row-buffer mode makes use of a single row buffer (which can be shift register or a small RAM) that is updated in real time to contain the appropriate display data.

The user program bits 0 and 1 of IR0 to select the mode best suited for the system environment. The CNTRL1-CNTRL3 outputs perform different functions for each mode and are named accordingly in the description of each mode given in the following paragraphs.

### INDEPENDENT MODE

The CPU-to-RAM interface configuration for this mode is illustrated in Figure 2. Transfer of data between the CPU and display memory is accomplished via a bidirectional latched port and is controlled by the signals read data buffer ( $\bar{RDB}$ ), write data buffer ( $\bar{WDB}$ ), and buffer chip enable ( $\bar{BCE}$ ). This mode provides a non-contention type of operation that does not address the memory directly. The read or write operation is performed at the address contained in the cursor address register or the pointer address register as specified by the CPU. The PVTC enacts the data transfers during blanking intervals in order to prevent visual disturbances of the displayed data.

The CPU manages the data transfers by supply commands to the PVTC. The commands used are:

1. Read/write at pointer address.
2. Read/write at cursor address (with optional increment of address).
3. Write from cursor address to pointer address.

The operational sequence for a write operation is:

1. CPU checks RDFLG status bit to assure that any previous operation has been completed.
2. CPU loads data to be written to display memory into the interface latch.
3. CPU writes address into cursor or pointer registers.
4. CPU issues "write at cursor with/without increment" or "write at pointer" command.
5. PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from the interface latch into the memory.

6. PVTC sets RDFLG status to indicate that the write is completed.

Similarly, a read operation proceeds as follows:

1. Steps 1. and 3. as above
2. CPU issues "read at cursor/without increment" or "read at pointer" command.
3. PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from memory to the interface latch and PVTC sets RDFLG status to indicate that the read is complete.
4. CPU checks RDFLG status to see if operation is completed.
5. CPU reads data from interface latch.

Loading the same data into a block of display memory is accomplished via the "write from cursor-to-pointer" command:

1. CPU checks RDFLG status bit to assure that any previous operation has been completed.
2. CPU loads data to be written to display memory into the interface latch.
3. CPU writes beginning address of memory block into cursor address register and ending address of block into pointer address register.
4. CPU issues "write from cursor-to-pointer" command.

5. PVTC generates control signals and outputs block addresses to copy data from the interface latch into the specified block of memory.

6. PVTC sets RDFLG status to indicate that the block write is completed.


Similar sequences can be implemented on an interrupt driven basis using the READY interrupt output to advise the CPU that a previously requested command has been completed.

Two timing sequences are possible for the "read/write at cursor/pointer" commands. If the command is given during the active display window (defined as first scan line of the first character row to the last scan line of the last character row), the operation takes place during the next horizontal blanking interval, as illustrated in Figure 3. If the command is given during the vertical blanking interval, or while the display has been commanded blanked, the operation takes place immediately. In the latter case, the execution time for the command is approximately one microsecond plus six character clocks (see Figure 4).

Timing for the "write from cursor-to-pointer" operation is shown in Figure 5. The BLANK output is asserted automatically and remains asserted until the vertical retrace interval following completion of the command. The memory is filled at a rate of one location per two character times, plus a small amount of overhead.



FIGURE 1 — CRT TERMINAL BLOCK DIAGRAM



# MC2672

FIGURE 2 — INDEPENDENT BUFFER-MODE CONFIGURATION






FIGURE 3 — READ/WRITE AT CURSOR/POINTER COMMAND TIMING DIAGRAM  
(Command Received During Active Display Window)



NOTE: Write waveforms shown in dotted lines.


3

FIGURE 4 — READ/WRITE AT CURSOR/POINTER COMMAND TIMING DIAGRAM  
(Command Received While Display is Blanked)



3

FIGURE 5 — WRITE FROM CURSOR-TO-POINTER COMMAND TIMING




**SHARED AND TRANSPARENT BUFFER MODES**

In these modes the display buffer RAM is a part of the CPU memory domain and is addressed directly by the CPU. Both modes use the same hardware configuration with the CPU accessing the display buffer via three-state drivers (see Figure 6). The processor bus request ( $\overline{\text{PBREQ}}$ ) control signal informs the PVTC that the CPU is requesting access to the display buffer. In response to this request, the PVTC raises bus acknowledge ( $\overline{\text{BACK}}$ ) until its bus external ( $\overline{\text{BEXT}}$ ) output has freed the display address and data buses for CPU ac-

cesses.  $\overline{\text{BACK}}$ , which can be used as a "hold" input to the CPU, is then lowered to indicate that the CPU can access the buffer.


In transparent mode, the PVTC delays the granting of the buffer to the CPU until a vertical or horizontal blanking interval, thereby causing minimum disturbance of the display. In shared mode, the PVTC will blank the display and grant immediate access to the CPU. Timing for these modes is illustrated in Figures 7, 8, and 9.

FIGURE 6 — PVTC SHARED OR TRANSPARENT BUFFER MODES



3


FIGURE 7 — TRANSPARENT-BUFFER MODE TIMING



NOTES:

1. **PBREQ** must be asserted prior to the rising edge of **BLANK** in order for sequence to begin during that blanking period.
2. If **PBREQ** is negated after the next to last **CCLK** of the horizontal blanking interval, the next scan line will also be blanked.

FIGURE 8 — SHARED-BUFFER MODE TIMING




NOTE:

1. If **PBREQ** is negated after the next to last **CCLK** of the horizontal blanking interval, the next scan line will also be blanked.



FIGURE 9 — SHARED AND TRANSPARENT MODE TIMING



3

**ROW-BUFFER MODE**

Figures 10 and 11 show the timing and a typical hardware implementation for the row-buffer mode. During the first scan line (line 0) of each character row, the PVTC halts the CPU and DMA's the next row of character data from the system memory to row-buffer memory. The PVTC then releases the CPU and displays the row-buffer data for the

programmed number of scan lines. The bus-request control ( $\overline{BREQ}$ ) signal informs the CPU that character addresses and the memory bus control (MBC) signal will start at the next falling edge of BLANK. The CPU must release the address and data buses before this time to prevent bus contention. After the row of character data is transferred to the CPU,  $\overline{BREQ}$  returns high to grant memory control back to the CPU.

FIGURE 10 — ROW-BUFFER MODE CONFIGURATION







FIGURE 11 — ROW-BUFFER MODE TIMING



**OPERATION**

After power is applied, the PVTC will be in an inactive state. Two consecutive "master reset" commands are necessary to release this circuitry and ready the PVTC for operation. Two register groups exist within the PVTC: the initialization registers and the display control registers. The initialization registers select the system configuration, monitor timing, cursor shape, display memory domain, and screen format. These are loaded first and normally require no modification except for certain special visual effects. The display control registers specify the memory address of the base character (upper left corner of screen), the cursor position, and the pointer address for independent memory access mode. These usually require modification during operation.

After initial loading of the two register groups, the PVTC is ready to control the monitor screen. Prior to executing the PVTC commands which turn on the display and cursor, the user should load the display memory with the first data to be displayed. During operation, the PVTC will sequentially address the display memory within the limits programmed into its registers. The memory outputs character codes to the system character and graphics generation logic, where they are converted to the serial video stream necessary to display

the data on the CRT. The user effects changes to the display by modifying the contents of the display memory, the PVTC display control and command registers, and the initialization registers, if required. Interrupts and status conditions generated by the PVTC supply the "handshaking" information necessary for the CPU to effect the display changes in the proper time frame.

**INITIALIZATION REGISTERS**

There are 11 initialization registers (IR0-IR10) which are accessed sequentially via a single address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split-screen register) is accessed. The pointer then continues to point to the split-screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the "load IR address pointer" command. These registers are write only and are used to specify parameters such as the system configuration, display format, cursor shape, and monitor timing. Register formats are shown in Figure 12 and described in the following paragraphs.

FIGURE 12 — INITIALIZATION REGISTER FORMATS (Page 1 of 3)

IR0	Scan Lines Per Character Row				Sync Select	Buffer-Mode Select
	7	6	5	4		
Not Used	Non-Interlaced		Interlaced		0 = VSYNC 1 = CSYNC	00 = Independent 01 = Transparent 10 = Shared 11 = Row
	0000 = 1 Line	0000 = Undefined	0001 = 5 Lines	0010 = 7 Lines		
	0001 = 2 Lines		0001 = 5 Lines			
	0010 = 3 Lines		0010 = 7 Lines			
	•		•			
	1110 = 15 Lines		1110 = 31 Lines			
	1111 = 16 Lines		1111 = Undefined			



FIGURE 12 — INITIALIZATION REGISTER FORMATS (Page 2 of 3)

	7	6	5	4	3	2	1	0
IR1	Interlace Enable		Equalizing Constant					
	0 = Non-Interlace		0000000 = 1 CCLK					
	1 = Interlace		0000001 = 2 CCLK					
			•					
			•					
			1111110 = 127 CCLK					
			1111111 = 128 CCLK					

Calculated from:  
 $EC = 0.5 (H_{ACT} + H_{FP} + H_{SYNC} + H_{BP}) - 2(H_{SYNC})$

	7	6	5	4	3	2	1	0
IR2	Not Used		Horizontal Sync Width			Horizontal Back Porch		
			0000 = 2 CCLK			000 = 1 CCLK		
			0001 = 4 CCLK			001 = 5 CCLK		
			•			•		
			•			•		
			1110 = 30 CCLK			110 = 25 CCLK		
			1111 = 32 CCLK			111 = 29 CCLK		

	7	6	5	4	3	2	1	0
IR3	Vertical Front Porch				Vertical Back Porch			
	000 = 4 Scan Lines				00000 = 4 Scan Lines			
	001 = 8 Scan Lines				00001 = 6 Scan Lines			
	•				•			
	•				•			
	110 = 28 Scan Lines				11110 = 64 Scan Lines			
	111 = 32 Scan Lines				11111 = 66 Scan Lines			

	7	6	5	4	3	2	1	0
IR4	Character Blink Rate		Active Character Rows Per Screen*					
	0 = 1/16 VSYNC		0000000 = 1 Row					
	1 = 1/32 VSYNC		0000001 = 2 Rows					
			•					
			•					
			1111110 = 127 Rows					
			1111111 = 128 Rows					

\*In interlace mode with odd total character rows per screen the last character row will be the programmed scan lines per character row minus one.

	7	6	5	4	3	2	1	0
IR5	Active Characters Per Row							
	00000010 = 2 Characters							
	00000011 = 4 Characters							
	•							
	•							
	11111110 = 255 Characters							
	11111111 = 256 Characters							

3

IMAGE UNAVAILABLE

■ 9004697 0743071 994 ■

**SCAN LINES PER CHARACTER ROW (IR0[6:3])** — Both interlaced and non-interlaced scanning are supported by the PVTC. For interlaced mode, two different formats can be implemented, depending on the interconnection between the PVTC and the character generator (see IR1[7]). This field defines the number of scan lines used to compose a character row for each technique. As scanning occurs, the scan line count is output on the LA0-LA3 and LI pins.

**VS/CS ENABLE (IR0[2])** — This bit selects either vertical sync pulses or composite sync pulses on the VSYNC/CSYNC output (pin 18). The composite sync waveform conforms to EIA RS170 standards, with the vertical interval composed of six equalizing pulses, six vertical sync pulses, and six more equalizing pulses.

**BUFFER MODE SELECT (IR0[1:0])** — Four buffer memory modes may be selectively enabled to accommodate the desired system configuration. See **SYSTEM CONFIGURATION**.

**INTERLACE ENABLE (IR1[7])** — Specifies interlaced or


non-interlaced timing operation. Two modes of interlaced operation are available, depending on whether L0-L3 or L1, L0-L2 are used as the line address for the character generator. The resulting displays are shown in Figure 13.

For "interlaced sync" operation, the same information is displayed in both odd and even fields, resulting in enhanced readability. The PVTC outputs successive line numbers in ascending order on the LA0-LA3 lines, one per scan line for each field.

The "interlaced sync and video" format doubles the character density on the screen. The PVTC outputs successive line numbers in ascending order on the LI, LA0-LA2 lines, one per scan line for each field, but alternates beginning the count with even and odd line numbers. This displays the odd field with even scan lines in even character rows and odd scan lines in odd character rows, and the even field with odd scan lines in even character rows and even scan lines in odd character rows. This provides balanced beam currents in the odd and even fields, thus minimizing character variations due to different loading of the CRT anode supply between fields.



FIGURE 13 — INTERLACED DISPLAY MODES



**EQUALIZING CONSTANT (IR1[6:0])** — This field indirectly defines the horizontal front porch and is used internally to generate the equalizing pulses for the RS170 compatible CSYNC. The value for this field is the total number of character clocks (CCLK) during a horizontal line period divided by two, minus two times the number of character clocks in the horizontal sync pulse:

$$EC = \frac{HACT + HFP + HSYNC + HBP}{2} - 2(HSYNC)$$

The definition of the individual parameters is illustrated in Figure 14. The minimum value of HFP is two character clocks.

Note that when using the attributes controller the blank pulse is delayed three CCLKs relative to the HSYNC pulse.

**HORIZONTAL SYNC PULSE WIDTH (IR2[6:3])** — This field specifies the width of the HSYNC pulse in CCLK periods.

**HORIZONTAL BACK PORCH (IR2[2:0])** — This field defines the number of CCLKs between the trailing edge of HSYNC and the trailing edge of BLANK.

**VERTICAL FRONT PORCH (IR3[7:5])** — Programs the number of scan line periods between the rising edges of BLANK and VSYNC during a vertical retrace interval. The width of the VSYNC pulse is fixed at three scan lines.

**VERTICAL BACK PORCH (IR3[4:0])** — This field determines the number of scan line periods between the falling edges of the VSYNC and BLANK outputs.

**CHARACTER BLINK RATE (IR4[7])** — Specifies the frequency for the character blink attribute timing. The blink rate can be specified as 1/16 or 1/32 of the vertical field rate. The timing signal has a duty cycle of 75% and is multiplexed onto the DADD11/BLINK output at the falling edge of each BLANK.


**CHARACTER ROWS PER SCREEN (IR4[6:0])** — This field defines the number of character rows to be displayed. This value multiplied by the scan lines per character row, plus the vertical front and back porch values, and the vertical sync pulse width (three scan lines) is the vertical scan period in scan lines.

**ACTIVE CHARACTERS PER ROW (IR5[7:0])** — This field determines the number of characters to be displayed on each row of the CRT screen. The sum of this value, the horizontal front porch, the horizontal sync width, and the horizontal back porch is the horizontal scan period in CCLKs.

**FIRST AND LAST SCAN LINE OF CURSOR (IR6[7:4] AND IR6[3:0])** — These two fields specify the height and position of the cursor on the character block. The "first" line is the topmost line when scanning from the top to the bottom of the screen.



FIGURE 14 — HORIZONTAL AND VERTICAL TIMING



**LIGHT PEN LINE POSITION (IR7[7:6])** — This field defines which of four scan lines of the character row will be used for the light pen strike — through attribute by the MC2673 VAC. The timing signal is multiplexed onto the DADD9/LPL output during the falling edge of BLANK.

**CURSOR BLINK ENABLE (IR7[5])** — This bit controls whether or not the cursor output pin will be blinked at the selected rate (IR10[7]). The blink duty cycle for the cursor is 50%.

**DOUBLE HEIGHT CHARACTER ROW ENABLE (IR7[4])** — If enabled, the number of each scan line will be repeated twice in succession, causing the height of the character row to double. This bit can be changed at any time but will only become effective at the beginning of the character row following the time it is changed. This allows selected character rows to be of double height. The split-screen interrupt can be used to notify the CPU when the effectuate changes to this bit. For each double height row which replaces a normal row, one row count should be subtracted from the "character rows per screen" field (IR4) to maintain the same total number of scan lines per field.

**UNDERLINE POSITION (IR7[3:0])** — This field defines which scan line of the character row will be used for the underline attributes by the attributes controller. The timing signal is multiplexed onto the DADD10/UL output during the falling edge of BLANK.

**DISPLAY BUFFER FIRST ADDRESS (IR9[3:0] AND IR8[7:0]) AND DISPLAY BUFFER LAST ADDRESS (IR9[7:4])** — These two fields define the area within the buffer memory where the display data will reside. When the data at the "display buffer last address" is displayed, the PVTC will wrap-around and obtain the data to be displayed at the next screen position from the "display buffer first address"

If "last address" is the end of a character row and a new screen start address has been loaded into the screen start register, or if "last address" is the last character position of the screen, the next data is obtained from the address contained in the screen start register.

Note that there is no restriction in displaying data from other areas of the addressable memory. Normally, the area between these two bounds is used for data which can be overwritten (e.g., as a result of scrolling), while data that is not to be overwritten would be contained outside these bounds and accessed by means of the split-screen interrupt feature of the PVTC.

**CURSOR BLINK RATE (IR10[7])** — The cursor blink rate can be specified at 1/16 or 1/32 of the vertical scan frequency. Blink is effective only if blink is enabled by IR7[5].

**SPLIT-SCREEN INTERRUPT (IR10[6:0])** — The split-screen interrupt can be used to provide special screen effects such as a row of double height characters or to change the normal addressing sequence of the display memory. The contents of this field is compared, in real time, to the current character row number. Upon a match, the PVTC sets the split-screen status bit, and issues an interrupt request if so programmed. The status change/interrupt request is made at the beginning of scan line zero of the split-screen character row.

#### TIMING CONSIDERATIONS

Normally, the contents of the initialization registers are not changed during operation. However, this may be necessary to implement special display features such as multiple cursors, smooth scrolling, horizontal scrolling, and double height character rows. Table 2 describes the timing details for these registers which should be considered when implementing these features.

TABLE 2 — TIMING CONSIDERATIONS


Parameter	Timing Considerations
Field Line of Cursor Last Line of Cursor Light Pen Line Underline	These parameters must be established at a minimum of two characters times prior to their occurrence.
Double Height Characters	Set/reset during the character row prior to the row which is to be/not to be double height.
Cursor Blink Cursor Blink Rate Character Blink Rate	New values become effective within one field after values are changed.
Split-Screen Interrupt Row	Change anytime prior to line zero of desired row.
Character Rows Per Screen	Change only during vertical blanking period.
Vertical Front Porch	Change prior to first line of VFP.
Vertical Back Porch	Change prior to fourth line after VSYNC.
Screen-Start Register	Change prior to the horizontal blanking interval of the last line of character row before row where new value is to be used.

## DISPLAY CONTROL REGISTERS

There are nine registers in this group, each with an individual address. Their formats are illustrated in Figure 15. The command register is used to invoke one of 16 possible PVTc commands as described in COMMANDS. The remain-

ing registers in the group store address values which specify the cursor and buffer pointer locations, the location of the first character to be displayed on the screen, and the location of a light pen "hit". With the exception of the light pen register, the user initializes these registers after powering on the system and changes their values to control the data which is displayed.

FIGURE 15 — DISPLAY CONTROL REGISTER FORMATS




## SCREEN-START REGISTERS

The screen-start registers contain the address of the first character of the first row (upper left corner of the active display). At the beginning of the first scan line of the first row, this address is transferred to the row-start register (RSR) and into the memory-address counter (MAC). The counter is then advanced sequentially at the character rate the number of times programmed into the active characters-per-row register (IR5) thus reaching the address of the last character of the row plus one. At the beginning of each subsequent scan line of the first row, the MAC is reloaded from the RSR and the above sequence is repeated. At the end of the last scan line of the first row, the contents of the MAC is loaded into the RSR to serve as the starting memory address for the second character row. This process is repeated for

the programmed number of rows per screen. Thus, the data in the display memory is displayed sequentially starting from the address contained in the screen start register. After the ensuing vertical retrace interval, the entire process repeats again.

The sequential operation described above will be modified upon the occurrence of either of two events. First, if during the incrementing of the memory address counter the "display buffer last address" (IR9[7:4]) is reached, the MAC will be loaded from the "display buffer first address" register (IR9[3:0]), (IR8[7:0]) at the next character clock. Sequential operation will then resume starting from this address. This wraparound operation allows portions of the display buffer to be used for purposes other than storage of displayable data and is completely automatic without any CPU intervention (see Figure 16a).

FIGURE 16 — DISPLAY ADDRESSING OPERATION



The sequential row-to-row addressing can also be modified under CPU control. If the contents of the screen-start register (upper, lower, or both) are changed during any character row (say row "n"), the starting address of the next character row (row "n+1") will be the next value of the screen-start register and addressing will continue sequentially from there. This allows features such as split-screen operation, partial scroll, or status line display to be implemented. The split-screen interrupt feature of the PVTC is useful in controlling this type of operation. Note that in order to obtain the correct screen display, the screen-start register must be reloaded with the original value prior to the end of the vertical retrace. See Figure 16b.

During vertical blanking the address counter operation is modified by stopping the automatic load of the contents of the RSR into the counter, thereby allowing the address outputs to free-run. This allows dynamic memory refresh to occur during the vertical retrace interval. The refresh addressing starts at the last address displayed on the screen and increments by one for each character clock during the retrace interval. If the display buffer last address is encountered refreshing continues from the display buffer first address.

#### CURSOR ADDRESS REGISTERS

The contents of these registers define the buffer memory address of the cursor. If enabled, the cursor output will be asserted when the memory address counter matches the value of the cursor address registers. The cursor address registers may be read or written by the CPU or incremented via the "increment cursor address" command. In independent buffer mode, these registers define a buffer memory address for PVTC controlled access in response to "read/write at cursor with/without increment" commands, or the first address to be used in executing the "write for cursor to pointer" command.

#### DISPLAY POINTER ADDRESS REGISTERS

These registers define a buffer memory address for PVTC controlled accesses in response to "read/write at pointer" commands. They also define the last buffer memory address to be written for the "write from cursor to pointer" command.

#### LIGHT PEN ADDRESS REGISTERS

If the light pen input is enabled, these registers are used to



store the current character address upon receipt of a light pen strobe input. Several sources of delay between the display of a character upon the screen and the receipt of a light pen hit can be expected to exist in a system environment. These delays include address pipelining in the character generation circuits, delays in the video generation circuits, and delays in the light detection circuitry itself. These delays cause the value stored in the light pen register to differ from the actual address of the character at which the light pen hit actually was detected. Software must be used to correct this condition.

#### INTERRUPT/STATUS REGISTERS

The interrupt and status registers provide information to the CPU to allow it to interface with the PVTC to effect desired changes to implement various display operations. The interrupt register provides information on five possible interrupting conditions, as shown in Figure 17. These conditions may be selectively enabled or disabled (masked) from causing interrupts by certain PVTC commands. An interrupt condition which is enabled (mask bit equal to one) will cause the  $\overline{\text{INTR}}$  output to be asserted and will cause the corresponding bit in the interrupt register to be set upon occurrence of interrupt condition. An interrupt condition which is disabled (mask bit equal to zero) has no effect on either the  $\overline{\text{INTR}}$  output or the interrupt register.

The status register provides six bits of status information; the five possible interrupting conditions plus the NOT BUSY bit. For this register, however, the contents are not effected by the state of the mask bits.

Descriptions of each interrupt/status register bit follows. Unless otherwise indicated, a bit, once set, will remain set until reset by the CPU by issuing a "reset interrupt/status bits" command. The bits are also reset by a "master reset" command and upon power-up.

**RDFLG (SR[5])** — This bit is present in the status register only. A zero indicates that the PVTC is currently executing the previously issued command. A one indicates that the PVTC is ready to accept a new command.

**VBLANK (I/SR[4])** — Indicates the beginning of a vertical blanking interval, is set to a one at the beginning of the first scan line of the vertical front porch.

**LINE ZERO (I/SR[3])** — Is set to a one at the beginning of the first scan line (line zero) of each active character row.

**SPLIT SCREEN (I/SR[2])** — This bit is set when a match occurs between the current character row number and the value contained in the split-screen interrupt register, IR10[6:0]. The equality condition is only checked at the beginning of line zero of each character row. This bit is reset when either of the screen-start registers is loaded by the CPU.

**READY (I/SR[1])** — Certain PVTC commands affect the display and may require the PVTC to wait for a blanking interval before enacting the command. This bit is set to one when execution of the command has been completed. No command should be invoked until the prior command is completed.

**LIGHT PEN (I/SR[0])** — A one indicates that a light pen hit has occurred and that the contents of the light pen register have been updated. This bit will be reset when either of the light pen registers is read.

#### COMMANDS

The PVTC commands are divided into two classes: the instantaneous commands, which are executed immediately after they are invoked, and the delayed commands which may need to wait for a blanking interval prior to their execution. Command formats are shown in Table 3. The commands are asserted by performing a write operation to the command register with the appropriate bit pattern as the data byte.

FIGURE 17 — INTERRUPT AND STATUS REGISTER FORMAT

7	6	5	4	3	2	1	0
Not Used Always Read as Zero	RDFLG	VBLANK	Line Zero	Split Screen	Ready	Light Pen	
	0 = Busy 1 = Ready	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = Busy 1 = Ready	0 = No 1 = Yes	

TABLE 3 — PVTC COMMAND FORMATS

D7	D6	D5	D4	D3	D2	D1	D0	Hex	Command
<b>Instantaneous Commands</b>									
0	0	0	0	0	0	0	0		Master Reset
0	0	0	1	V	V	V	V		Load IR Pointer with Value V (V = 0 to 10)
0	0	1	d	d	d	1	0*		Disable Light Pen
0	0	1	d	d	d	1	1*		Enable Light Pen
0	0	1	d	1	N	d	0*		Display Off — Float DADD Bus If N = 1
0	0	1	d	1	N	d	1*		Display On — Next Field (N = 1) or Scan Line (N = 0)
0	0	1	1	d	d	d	0*		Cursor Off
0	0	1	1	d	d	d	1*		Cursor On
0	1	0	N	N	N	N	N		Reset Interrupt/Status — Bit Reset where N = 1
1	0	0	N	N	N	N	N		Disable Interrupt — Disable where N = 1
0	1	1	N	N	N	N	N		Enable Interrupt — Enables Interrupts and Resets the Corresponding Interrupt/Status Bits where N = 1
			V	L	S	R	L		
			B	Z	S	D	P		
<b>Delayed Commands</b>									
1	0	1	0	0	1	0	0	A4	Reset at Pointer Address
1	0	1	0	0	0	1	0	A2	Write at Pointer Address
1	0	1	0	1	0	0	1	A9	Increment Cursor Address
1	0	1	0	1	1	0	0	AC	Read at Cursor Address
1	0	1	0	1	0	1	0	AA	Write at Cursor Address
1	0	1	0	1	1	0	1	AD	Read at Cursor Address and increment Address
1	0	1	0	1	0	1	1	AB	Write at Cursor Address and Increment Address
1	0	1	1	1	0	1	1	BB	Write from Cursor Address to Pointer Address

\* Any combination of these three commands is valid.  
d = Don't Care

### INSTANTANEOUS COMMANDS

The instantaneous commands are executed immediately after the trailing edge of the write pulse during which the command is issued. These commands do not affect the state of the RDFLG or READY interrupt/status bits. However, a command should not be invoked if the RDFLG bit is low.

### MASTER RESET

This command initializes the PVTC and may be invoked at any time to return the PVTC to its initial state. Upon power-up, two successive master reset commands must be applied to release the PVTC's internal power on circuits. In transparent and shared buffer modes, the CNTRL1 input must be high when the command is issued. The command causes the following:

1. VSYNC and HSYNC are driven low for the duration of reset and BLANK goes high. BLANK remains high until a "display on" command is received.
2. The interrupt and status bits and masks are set to zero, except for the RDFLG flag which is set to a one.
3. The transparent mode, cursor off, display off, and light pen disable states are set.
4. The initialization register pointer is set to address IR0.

### LOAD IR ADDRESS

This command is used to preset the initialization register pointer with the value "V" defined by D3-D0. Allowable values are 0 to 10.

### ENABLE LIGHT PEN

After invoking this command, receipt of a light pen strobe input will cause the light pen register to be loaded with the current buffer memory address and the corresponding interrupt and status flag to be set. Once loaded, further loads are inhibited until either one of the light pen registers are read or a reset function is performed.

### DISABLE LIGHT PEN

Light pen hits will not be recognized.

### DISPLAY OFF

Asserts the BLANK output. The DADD0 through DADD13 display address bus outputs may be optionally placed in the high-impedance state by setting bit 2 to a one when invoking the command.

### DISPLAY ON

Restores normal blanking operation either at the beginning of the next field (bit 2 = 1) or at the beginning of the next scan line (bit 2 = 0). Also returns the DADD0-DADD13 drivers to their active state.

### CURSOR OFF

Disables cursor operation. Cursor output is placed in the low state.

### CURSOR ON

Enables normal cursor operation.

**RESET INTERRUPT/STATUS BITS**

This command resets the designated bits in the interrupt and status registers. The bit positions correspond to the bit positions in the registers:

- Bit 0 – Light Pen
- Bit 1 – Ready
- Bit 2 – Split Screen
- Bit 3 – Line Zero
- Bit 4 – Vertical Blank

**DISABLE INTERRUPTS**

Sets the interrupt mask to zeros for the designated conditions, thus disabling these conditions from asserting the INTR output. Bit position correspondence is as above.

**ENABLE INTERRUPTS**

Resets the selected interrupt and status register bits and writes the associated interrupt mask bits to a one. This enables the corresponding conditions to assert the INTR output. Bit position correspondence is as above.

**DELAYED COMMANDS**

This group of commands is utilized for the independent buffer mode of operation, although the "increment cursor" command can also be used in other modes. With the exception of the "write from cursor to pointer" and "increment cursor" commands, all the commands of this type will be executed immediately or will be delayed depending on when the command is invoked. If invoked during the active screen time, the command is executed at the next horizontal blanking interval. If invoked during a vertical retrace interval or a "display off" state, the command is executed immediately.

**MECHANICAL DATA**



**ORDERING INFORMATION** (T<sub>A</sub> = 0°C to 70°C)

Package Type	Frequency	Order Number
Plastic	2.7 MHz	MC2672B3P
P Suffix	4.0 MHz	MC2672B4P

**PIN ASSIGNMENTS**

