

EUROM 50 Hz

GENERAL DESCRIPTION

The SAA5351 EUROM is a single-chip VLSI NMOS crt controller capable of handling all display functions required by the CEPT videotex terminal, model A4. Only minimal hardware is required to produce a videotex terminal using EUROM — the simplest configuration needs just a microcontroller and 4 Kbytes of display memory.

Features

- Minimal additional hardware required
- Screen formats of 40/80 character by 1-to-25 row display
- 512 alphanumeric or graphical characters on-chip or extendable off-chip
- Serial attribute storage (STACK) and parallel attribute storage
- Dynamically redefinable character (DRCS) capability over full field
- Interfaces with 8/16-bit microprocessors with optional direct memory access
- On-chip scroll map minimizes data to be transferred when scrolling
- On-chip colour map RAM (4096 locations) and three on-chip digital-to-analogue converters allow 32 colours on-screen
- On-chip digital-to-analogue converters are non-linear to compensate for crt non-linearity
- Memory interface capable of supporting multi-page terminals. EUROM can access up to 128 Kbytes of display memory
- Programmable cursor
- Programmable local status row
- Three synchronization modes:
 - stand-alone* built-in oscillator operating with an external 6 MHz crystal
 - simple slave* directly synchronized from the source of text composite sync
 - phase-locked slave* indirect synchronization allows picture-in-text displays (e.g. VCR/VLP video with text overlay)
- On-chip timing composite sync output
- Zoom feature which allows the height of any group of rows to be increased to enhance legibility

PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 1 Block diagram.

PINNING

DEVELOPMENT DATA	1	V _{SS1}	Ground 0 V.
	2	$\overline{\text{BUFEN}}$	Buffer enable input to the 8-bit link-through buffer.
	3	$\overline{\text{RE}}$	Register enable input. This enables A1 to A6 and $\overline{\text{UDS}}$ as inputs, and D8 to D15 as input/outputs.
	4 to 19	A16 to A1/ D15 to D0	Multiplexed address and data bus input/outputs. These pins also function as the 8-bit link-through buffer.
	20	V _{SS2}	Ground (0 V).
	21	REF	Analogue reference input.
	22	B	} Analogue outputs (signals are gamma-corrected).
	23	G	
	24	R	
	25	$\overline{\text{VDS}}$	Switching output for dot, screen (row), box and window video data; for use when video signal is present (e.g. from tv, VLP, alpha + photographic layer). This output is LOW for tv display and HIGH for text and will interface directly with a number of colour decoder ICs (e.g. TDA3560, TDA3505).
	26	$\overline{\text{OD}}$	Output disable causing R, G, B and $\overline{\text{VDS}}$ outputs to go to high-impedance state. Can be used at dot-rate.
	27	CLKO	12 MHz clock output for hard-copy dot synchronization (referenced to output dots).
	28	SAND	Sandcastle feedback output for SAA5230 teletext video processor or other circuit. Used when the display must be locked to the video source (e.g. VLP). The phase-lock part of the sandcastle waveform can be disabled to allow free-running of the SAA5230 phase-locked loop.
	29	F1/F6	1 MHz or 6 MHz output.
	30	F6	6 MHz clock input (e.g. from SAA5230). Internal a.c. coupling is provided.
	31	VCS/OSCO	Video composite sync input (e.g. from SAA5230) for phase reference of vertical display timing when locking to a video source (e.g. VLP) or, in stand-alone sync mode, output from internal oscillator circuit (fixed frequency).
	32	$\overline{\text{TCS}}$	Text composite sync input/output depending on master/slave status.
	33	$\overline{\text{FS/DDA}}$	Field sync pulse output or defined-display-area flag output (both referenced to output dots).
	34	$\overline{\text{UDS}}$	Upper data strobe input/output.
	35	$\overline{\text{LDS}}$	Lower data strobe output.
	36	$\overline{\text{DTACK}}$	Data transfer acknowledge (open drain output).
	37	$\overline{\text{BR}}$	Bus request to microprocessor (open drain output).
	38	$\overline{\text{AS}}$	Address strobe output to external address latches.
	39	R/ $\overline{\text{W}}$ ($\overline{\text{S}}$ /R)	Read/write input/output. Also serves as send/receive for the link-through buffer.
	40	V _{DD}	Positive supply voltage (+ 5 V).

PINNING (continued)




Fig. 2 Pinning diagram.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)	V_{DD}	-0,3 to + 7,5 V
Maximum input voltage (except F6, $\overline{TCS}$, REF)	$V_{I\max}$	-0,3 to + 7,5 V
Maximum input voltage (F6, $\overline{TCS}$)	$V_{I\max}$	-0,3 to + 10,0 V
Maximum input voltage (REF)	V_{REF}	-0,3 to + 3,0 V
Maximum output voltage	$V_{O\max}$	-0,3 to + 7,5 V
Maximum output current	$I_{O\max}$	10 mA
Operating ambient temperature range	T_{amb}	-20 to + 70 °C
Storage temperature range	T_{stg}	-55 to + 125 °C

Outputs other than CLKO, OSCO, R, G, B, and $\overline{VDS}$ are short-circuit protected.

CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 5\%$; $V_{SS} = 0\text{ V}$; $T_{amb} = -20\text{ to } +70\text{ }^{\circ}\text{C}$; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
SUPPLY					
Supply voltage (pin 40)	V_{DD}	4,75	5,0	5,25	V
Supply current (pin 40)	I_{DD}	—	—	390	mA
INPUTS					
F6					
<i>Slave modes</i> (Fig. 3)					
Input voltage (peak-to-peak value)	$V_{I(p-p)}$	1,0	2,0	7,0	V
Input leakage current at $V_I = 0\text{ to } V_{CC\text{ max}}; T_{amb} = 25\text{ }^{\circ}\text{C}$	I_{LI}	—	—	20	μA
Input capacitance	C_I	—	—	12	pF
<i>Stand-alone mode</i> (Fig. 4)					
Series capacitance of crystal	C_1	—	28	—	fF
Parallel capacitance of crystal	C_0	—	7,1	—	pF
Resonance resistance of crystal	R_r	—	—	60	Ω
BUFEN, RE, $\overline{OD}$					
Input voltage LOW	V_{IL}	0	—	0,8	V
Input voltage HIGH	V_{IH}	2,0	—	6,5	V
Input leakage current at $V_I = 0\text{ to } V_{DD} + 0,3\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	I_{IL}	—10	—	+ 10	μA
Input capacitance	C_I	—	—	7	pF
REF (Fig. 5)					
Input voltage	V_{REF}	0	1 to 2	2,7	V
Resistance (pin 21 to pin 20) with REF supply and R, G, B outputs OFF	R_{REF}	—	125	—	Ω

DEVELOPMENT DATA

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
OUTPUTS					
SAND					
Output voltage high level at $I_O = 0$ to $-10 \mu A$	V_{OH}	4,2	—	V_{DD}	V
Output voltage intermediate level at $I_O = -10$ to $+10 \mu A$	V_{OI}	1,3	2,0	2,7	V
Output voltage low level at $I_O = 0,2$ mA	V_{OL}	0	—	0,2	V
Load capacitance (note 1)	C_L	—	—	130	pF
F1/F6, $\overline{DDA}/\overline{FS}$					
Output voltage HIGH	V_{OH}	2,4	—	V_{DD}	V
Output voltage LOW at $I_{OL} = 3,2$ mA	V_{OL}	0	—	0,4	V
Load capacitance (note 1)	C_L	—	—	50	pF
$\overline{LDS}$, $\overline{AS}$					
Output voltage HIGH at $I_{OH} = -200 \mu A$	V_{OH}	2,0	—	V_{DD}	V
Output voltage LOW at $I_{OL} = 3,2$ mA	V_{OL}	0	—	0,8	V
Load capacitance (note 1)	C_L	—	—	200	pF
$\overline{DTACK}$, $\overline{BR}$ (open drain outputs)					
Output voltage LOW at $I_{OL} = 3,2$ mA	V_{OL}	0	—	0,4	V
Load capacitance (note 1)	C_L	—	—	150	pF
Capacitance (OFF state)	C_{OFF}	—	—	7	pF
R, G, B (note 2)					
Output voltage HIGH (note 3) at $I_{OH} = -100 \mu A$; $V_{REF} = 2,7$ V	V_{OH}	2,4	—	—	V
Output voltage LOW at $I_{OL} = 2$ mA (note 10)	V_{OL}	—	—	0,4	V
Output resistance during line blanking	R_{OBL}	—	—	150	Ω
Output capacitance (OFF state)	C_{OFF}	—	—	12	pF
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ C$	I_{OFF}	-10	—	+10	μA
CLOCKO					
Output voltage HIGH	V_{OH}	2,0	—	V_{DD}	V
Output voltage LOW	V_{OL}	0	—	0,8	V
Load capacitance (note 1)	C_L	—	—	50	pF

parameter	symbol	min.	typ.	max.	unit
VDS					
Output voltage HIGH	V_{OH}	2,0	—	V_{DD}	V
Output voltage LOW	V_{OL}	0	—	0,8	V
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ\text{C}$	I_{LO}	-10	—	+ 10	μA
INPUTS/OUTPUTS					
VCS/OSCO					
Input voltage HIGH	V_{IH}	2,0	—	6,0	V
Input voltage LOW	V_{IL}	0	—	0,8	V
Output leakage current (output OFF) at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ\text{C}$	I_{LO}	-10	—	+ 10	μA
Input capacitance	C_i	—	—	10	pF
Load capacitance (note 1)	C_L	—	—	50	pF
TCS					
Input voltage HIGH	V_{IH}	3,5	—	10,5	V
Input voltage LOW	V_{IL}	0	—	1,5	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ\text{C}$	I_{LO}	-10	—	+ 10	μA
Input capacitance	C_i	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ to $100 \mu\text{A}$	V_{OH}	2,0	—	6,0	V
Output voltage LOW at $V_{OL} = 3,2$ mA	V_{OL}	0	—	0,8	V
Load capacitance (note 1)	C_L	—	—	50	pF
A1/D0 to A16/D15					
Input voltage LOW	V_{IL}	0	—	0,8	V
Input voltage HIGH	V_{IH}	2,0	—	6,0	V
Output leakage current $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ\text{C}$	I_{LO}	-10	—	+ 10	μA
Input capacitance	C_i	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200 \mu\text{A}$	V_{OH}	2,4	—	V_{DD}	V
Output voltage LOW at $I_{OL} = 3,2$ mA	V_{OL}	0	—	0,4	V
Load capacitance (note 1)	C_L	—	—	200	pF
UDS; R/W					
Input voltage LOW	V_{IL}	0	—	0,8	V
Input voltage HIGH	V_{IH}	2,0	—	6,0	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25^\circ\text{C}$	I_{LO}	-10	—	+ 10	μA
Input capacitance	C_{IN}	—	—	10	pF
Output voltage HIGH ($I_{OH} = -200 \mu\text{A}$)	V_{OH}	2,0	—	V_{DD}	V
Output voltage LOW ($I_{OH} = 3,2$ mA)	V_{OL}	0	—	0,8	V
Load capacitance (note 1)	C_L	—	—	200	pF

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
TIMING					
Values guaranteed at 0,8 V and 2,0 V levels F6 input frequency at 6 MHz					
F6 (Fig. 3)					
Rise and fall times	t_r, t_f	10	—	80	ns
Frequency	f_{F6}	5,9	—	6,1	MHz
CLKO, F1/F6, R, G, B, $\overline{VDS}$, $\overline{FS}/\overline{DDA}$, $\overline{OD}$ (notes 4, 5 and Fig. 6)					
CLKO HIGH time	t_{CLKH}	25	—	—	ns
CLKO LOW time	t_{CLKL}	15	—	—	ns
CLKO rise and fall times	t_{CLKr} t_{CLKf}	—	—	10	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ floating after $\overline{OD}$ fall	t_{FOD}	0	—	30	ns
Skew between outputs R, G, B, $\overline{VDS}$	t_{VS}	—	—	20	ns
R, G, B, $\overline{VDS}$ rise and fall times	t_{Vr}, t_{Vf}	—	—	30	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ active after $\overline{OD}$ rise	t_{AOD}	0	—	60	ns
F1 HIGH time (note 5)	t_{F1H}	400	500	580	ns
F1 LOW time (note 5)	t_{F1L}	400	500	580	ns
F6 HIGH time	t_{F6H}	40	83	120	ns
F6 LOW time	t_{F6L}	40	83	120	ns
$\overline{OD}$ to CLKO rise set-up	t_{ODS}	—	—	45	ns
$\overline{OD}$ to CLKO HIGH hold	t_{ODH}	—	—	0	ns
MEMORY ACCESS TIMING					
(notes 1, 6, 7 and Fig. 7)					
$\overline{UDS}$, $\overline{LDS}$, $\overline{AS}$					
Cycle time	t_{cyc}	—	500	—	ns
$\overline{UDS}$ HIGH to bus-active for address output	t_{SAA}	75	—	—	ns
Address valid set-up to $\overline{AS}$ fall	t_{ASU}	20	—	—	ns
Address valid hold from $\overline{AS}$ LOW	t_{ASH}	20	—	—	ns
Address float to $\overline{UDS}$ fall	t_{AFS}	0	—	—	ns

parameter	symbol	min.	typ.	max.	unit
$\overline{AS}$ LOW to $\overline{UDS}$ fall delay	t_{ATD}	50	—	—	ns
$\overline{UDS}$, $\overline{LDS}$ HIGH time	t_{HDS}	220	—	—	ns
$\overline{UDS}$, $\overline{LDS}$ LOW time (note 9)	t_{LDS}	200	—	—	ns
$\overline{AS}$ HIGH time	t_{HAS}	125	—	—	ns
$\overline{AS}$ LOW time	t_{LAS}	290	—	—	ns
$\overline{AS}$ LOW to $\overline{UDS}$ HIGH	t_{AUH}	280	—	—	ns
Data valid set-up to $\overline{UDS}$ rise	t_{DSU}	30	—	—	ns
Data valid hold from $\overline{UDS}$ HIGH	t_{DSH}	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{AS}$ rise delay	t_{UAS}	0	—	15	ns
$\overline{AS}$ LOW to data valid	t_{AFA}	—	—	270	ns
Link-through buffers					
(notes 6, 7 and Fig. 8)					
$\overline{BUFEN}$ LOW to output valid	t_{BEA}	—	—	100	ns
Link-through delay time	t_{LTD}	—	—	85	ns
Input data float prior to direction change	t_{IFR}	0	—	—	ns
Output float after direction change	t_{OFR}	—	—	60	ns
Output float after $\overline{BUFEN}$ HIGH	t_{BED}	—	—	60	ns
Microprocessor READ from EUROM					
(Fig. 9)					
R/ $\overline{W}$ HIGH set-up to $\overline{UDS}$ fall	t_{RUD}	0	—	—	ns
$\overline{UDS}$ LOW to returned-data access time	t_{UDA}	—	—	210	ns
$\overline{RE}$ LOW to returned data access time	t_{REA}	—	—	210	ns
Data valid to $\overline{DTACK}$ LOW delay	t_{DTL}	40	—	—	ns
$\overline{DTACK}$ LOW to $\overline{UDS}$ rise	t_{DLU}	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	t_{DTR}	0	—	75	ns
$\overline{UDS}$ HIGH to address hold	t_{DSA}	10	—	—	ns
$\overline{UDS}$ HIGH to data hold	t_{DSH}	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	t_{SRE}	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ fall	t_{UDR}	0	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	t_{DSD}	250	—	350	ns
Address valid to $\overline{UDS}$ fall	t_{AUL}	0	—	—	ns

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
MEMORY ACCESS TIMING (continued)					
Microprocessor WRITE to EUROM (Fig. 10)					
Write cycle time (note 8)	tWCY	500	—	—	ns
R/ $\overline{W}$ LOW set-up to $\overline{UDS}$ fall	tWUD	0	—	—	ns
$\overline{RE}$ LOW to $\overline{UDS}$ fall	tRES	30	—	—	ns
Address valid to $\overline{UDS}$ fall	tASS	30	—	—	ns
$\overline{UDS}$ LOW time	tLUS	100	—	—	ns
Data valid to $\overline{UDS}$ rise	tDSS	80	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	tDTA	0	—	60	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	tDTR	0	—	75	ns
$\overline{UDS}$ HIGH to data hold	tDSH	10	—	—	ns
$\overline{UDS}$ HIGH to address hold	tDSA	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	tSRE	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ rise	tUDW	0	—	—	ns
F1/F6 to memory access cycle (Fig. 11)					
$\overline{UDS}$ HIGH to F6 (component of F1/F6) rise (notes 1, 6 and 7)	tUF6	20	—	—	ns
F6 (component of F1/F6) HIGH to $\overline{UDS}$ rise	tF6U	40	—	—	ns
SYNCHRONIZATION and BLANKING					
TCS, SAND, FS/DDA					
See Fig. 12 for timing relationships and Fig. 13 for vertical sync and blanking waveforms.					

Notes to the characteristics

1. All pins are tested with a 150 pF load capacitor.
2. 16-level analogue voltage outputs.
3. Output voltage guaranteed when programmed for top level.
4. CLK0, F1/F6, $\overline{VDS}$, FS/DDA: reference levels = 0,8 to 2,0 V.
R, G, B: reference levels = 0,8 to 2,0 V with $V_{REF} = 2,7$ V.
5. These times may momentarily be reduced to a nominal 83 ns in slave-sync mode at the moment of re-synchronization.
6. Reference levels = 0,8 to 2,0 V.
7. F6 input at 6 MHz.
8. Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated, the precise timing of $\overline{DTACK}$ will then depend on the internal synchronization time.
9. This timing may be infringed at the beginning and end of the memory access window.
10. Output voltage guaranteed when programmed for bottom level.





Fig. 3 F6 input waveform.



(1) Catalogue number of crystal: 4322 143 04101

Fig. 4(a) Oscillator circuit for SAA5351 stand-alone sync mode and (b) equivalent circuit of crystal at resonance (see **characteristics** for values).






Fig. 5 Circuit arrangement giving one-of-sixteen reference voltage levels for the R, G or B analogue outputs.



7222377

Fig. 6 Video timing.



7280583

Fig. 7 Memory access timing.




Fig. 8 Timing of link-through buffers.

DEVELOPMENT DATA




Fig. 9 Timing of microprocessor read from EUROM.




Fig. 10 Timing of microprocessor write to EUROM.




Fig. 11 Timing of F1/F6 to memory access cycle.

DEVELOPMENT DATA





Fig. 12 Timing of synchronization and blanking outputs;
all timings are nominal and assume $f_{F6} = 6 \text{ MHz}$.



7280589

Fig. 13 Vertical synchronization and blanking waveforms: separation of broad pulses = 4,75 μ s; equalizing pulse widths = 2,25 μ s.

APPLICATION INFORMATION

More detailed application information is available on request

BASIC VIDEOTEX DECODER CONFIGURATION

A basic, practical decoder configuration is shown in Fig. 14, reference should also be made to the block diagram Fig. 1.




Fig. 14 Basic videotex decoder configuration.

Character and attribute data is fetched from the external memory, processed by the row buffer fill logic according to the stack coding scheme (in stack mode) and then fed into one half of the dual display row buffer. The data fetch process takes place during one line-flyback period (per row) and, since time is required to complete the fill, the other half of the dual row buffer is used for display. The row buffers exchange functions on alternate rows — each holds the 40 columns of 32 bits required to define explicitly every character in a row.

The addresser is used for row buffer filling and for fetching screen colours, and during the display time it is also used for addressing DRCS characters.

Timing

The timing chain operates from an external 6 MHz clock or an on-chip fixed-frequency crystal oscillator. The basic video format is 40 characters per row, 24/25 rows per page and 10 video lines per row. EUROM will also operate with 20/21 rows per page and 12 video lines per row. The two extra lines per row are added symmetrically and contain background colour only for ROM-based alphanumeric characters. DRCS characters, block and smooth mosaics and line drawing characters occupy all 12 lines.

The display is generated to the normal 625-line/50 Hz scanning standard (interlaced or non-interlaced). In addition to composite sync (pin 32) for conventional timebases, a clock output at 1 MHz or 6 MHz (pin 29) is available for driving other videotex devices, and a 12 MHz clock (pin 27) is available for hard-copy dot synchronization. A defined-display-area timing signal (pin 33) simplifies the application of external peripherals such as a light pen; this signal is nominally coincident with the character dot information.

APPLICATION INFORMATION (continued)

Character generation

EUROM supports eight character tables, each of (nominally) 128 characters. Four tables are in on-chip ROM and contain fixed characters and four are stored in an external RAM. The contents of the fixed character tables (Tables 0 to 3) are shown in Figs 15 and 16.

Àà 0 Pğp
 Ææ! 1 A Q a q
 Èè" 2 B R b r
 Ùù_ 3 C S c s
 Čáã 4 D T d t
 Ééõ 5 E U e u
 Ííij 6 F V f v
 Œó' 7 G W g w
 Úú(8 H X h x
 Ââ) 9 I Y i y
 Øø×: J Z j z
 œê_ ; K Ä k ä
 Îî, ì L Ö l ö
 Ññ- ò M Ü m ü
 Åå. ë N i n ß
 Çç/ ? O # o ÷

M2531


Ćí û Ĺ Á Ò Ķ
 Ńń Ą ă Ŕ ŕ Ů ů
 Śś Ć ć Ÿ ý Đ đ
 Žž Ě ě ĩ ó Ů ť
 Čč Ğ ğ Ĳ Ĳ Ĥ ĥ
 Ģģ Ĳ Ĳ Ō ō Ģģ
 Ħ Ħ Ķ ĳ Ū ū Ŭ ŭ
 Ĵ Ĵ Ľ Ľ Ľ Ľ Ľ
 Šš Ņ ņ Ē Ē Ļ Ļ
 Ŵ Ŵ Ŗ ŗ Ē Ē Ī Ī
 Ÿ Ÿ Ą ą ō ō ŭ ŭ
 Ā ā Ē Ē Ņ Ņ Ē Ē
 Ē Ē Ĳ Ĳ Ŕ Ŕ Ĳ Ĳ
 Ī Ī Ÿ Ÿ Š Š Ŧ Ŧ
 Ō Ō Š Š Ů Ů Ŋ ŋ
 Ū Ū Ŧ Ŧ Ģ Ģ Ħ Ħ

M2532


(a)

(b)

Fig. 15 On-chip characters: (a) Table 0; (b) Table 1.



(a)



(b)

Fig. 16 On-chip characters: (a) Table 2; (b) Table 3.

APPLICATION INFORMATION (continued)**Character generation** (continued)

The 128 most commonly used characters are contained in Table 0, these are the standard upper and lower-case letters of the Roman alphabet, numerals, punctuation and the more common accented characters. In normal text transmission, Table 0 is used most of the time. Table 1 contains other accented characters. Miscellaneous characters, mathematical symbols, the line drawing character set and accents without associated symbols are contained in Table 2. Table 3 contains the block mosaics for the basic alpha-mosaic service and also the new smooth mosaics.

The four tables stored in the external RAM (Tables 4 to 7) are used for DRCS.

Scroll map

The scroll map uses a 26-byte area of on-chip RAM and functions in association with the timing chain. It maps the scan row on to the fetched memory row so allowing the stored page to be displayed in any row order. For each row, a 1-byte pointer to the display memory row is stored in the scroll map. This allows scrolling without the need for data transfer to, or from, side storage.

Additional control bits are stored, allowing 1 to 25 rows to be displayed at any location on the screen.

Colour map and digital-to-analogue converters

The colour map RAM contains thirty-two 12-bit words that are loaded by the microprocessor and read out in three 4-bit groups at pixel rate. Each group is fed to a non-linear (gamma-corrected) D-A converter. The resulting R, G and B outputs are low-impedance with peak-to-peak amplitudes controlled by the reference voltage applied at pin 21.

Cursor

The cursor is available in the stack mode. Its position, character code, character table, foreground colour, background colour, lining and flash attributes are all software programmable via internal register bits.

NON-VIDEOTEX APPLICATIONS

For non-Videotex applications, the device will also support the following operating modes:

Explicit fill mode. An alternative 40 character/rows mode which does not use the memory compression technique of stack coding. More display memory is required but there are no limitations on the number of display attribute changes per row.

80 characters/rows mode. When operating with 80 characters per row, the available display attributes are eight foreground colours, eight (potentially different) background colours (including transparent) as well as underline and blink.

Full field DRCS mode. This mode is not mutually exclusive to the explicit fill and 80 characters/rows modes but rather the available DRCS memory is expanded so that the whole screen can be covered, thus enabling a 'bit map'. All ROM-based characters and all display attributes remain available.


MICROPROCESSOR and RAM BUS INTERFACE

Three types of data transfer take place at the bus interface:

- EUROM fetches data from the display memory
- The microprocessor reads from, or writes to, EUROM's internal register map
- The microprocessor accesses the display memory

EUROM access to display memory (Figs 17 and 18)

EUROM accesses the external display memory via a 16-bit multiplexed address and data bus with a cycle time of 500 ns. The address strobe ($\overline{AS}$) signal from EUROM flags the bus cycle and writes the address into octal latches (74LS373). The display data is stored in bytes of upper (most-significant) and lower (least-significant) display information and is always fetched in pairs of bytes (upper + lower = 16 bits). The upper and lower display RAM sections are enabled simultaneously by the upper and lower data strobes (respectively $\overline{UDS}$ and $\overline{LDS}$) which are always asserted together to fetch a 16-bit word. The read/write control $R/\overline{W}$ is included although EUROM only reads from the display memory.



(1) 74LS373 octal transparent latch (3-state)

Fig. 17 Simple RAM interface circuit for display memory access.




Fig. 18 Bus timing for display memory access.

APPLICATION INFORMATION (continued)**EUROM access to display memory** (continued)

The display memory organization uses the word/byte addressing convention adopted for the SCN68000 microprocessor series. Data fetched on the 16-bit bus is considered in terms of bytes where the even numbered bytes use the upper (most-significant) part of the bus as shown in Fig. 19. The word addresses are numerically the same as the upper byte that they contain — there are no odd-numbered word addresses.




Fig. 19 Display memory word/byte organization.

Warning time

As EUROM is a real-time display device, it must have direct access to the display memory with priority over the microprocessor and other peripheral devices. This is achieved by EUROM issuing a bus request ($\overline{BR}$) signal for the duration of the memory access plus a programmable advance warning time which allows the microprocessor to complete its current bus cycle.

In systems where the buses of the microprocessor and EUROM are intimately connected (connected systems), $\overline{BR}$ may be used to suspend all microprocessor activity so that EUROM can act as a dedicated DMA controller. In systems where the two buses are separated by buffers (disconnected systems), $\overline{BR}$ may be used either to generate an interrupt or as a direct signal. To these ends, the warning time between the assertion of $\overline{BR}$ and the beginning of EUROM's bus activity is programmable to be between 0 and 23 μ s.

Microprocessor access to register map

EUROM has a set of internal registers which, when memory-mapped, behave as an 8-bit wide RAM connected to the upper part of the data bus (Fig. 20). The control signals $\overline{UDS}$ and $R/\overline{W}$ are reversed to become inputs and the register map is enabled by the signal $\overline{RE}$. Addresses are input via the lower part of the bus. A data transfer acknowledge signal ($\overline{DTACK}$) indicates to the microprocessor that the data transfer is complete.




Fig. 20 Microprocessor access to register map.


The main data and address paths used in a connected 68000 interface are shown in Fig. 21. The outputs from the octal latches (74LS373) are enabled only when the 68000 has made the bus available in response to a bus request ($\overline{BR}$). When the register map is accessed data is transferred via the upper part of the bus and the microprocessor's low-order address is passed to EUROM via the octal buffers (74LS244). At the same time the bidirectional buffers (74LS245) disable the signals from the low order data bus of the 68000.

The buffers '244 and '245 may be omitted in a 16-bit write-only configuration where the least-significant data byte is interpreted by EUROM as an address. Here it will generally be necessary for the microprocessor to hold a (readable) 'master copy' of EUROM's scroll map contents at a location in its main memory.

8-bit microprocessors


Although the control bus is optimised for the SCN68000 16-bit microprocessor unit, EUROM will operate with a number of widely differing industry-standard 8, 16 or more-bit microprocessors or microcontrollers (e.g. SCN68008, MAB8051). The interfacing of 8-bit microprocessors to the 16-bit wide display memory is made simple by EUROM's on-chip link-through buffer which provides the microprocessor with bidirectional access to the lower (odd) half of the memory. The link-through buffer is enabled by the buffer-enable signal $\overline{BUFEN}$, and the send/receive direction is controlled by the signal $\overline{S/R}$.

The main data and address paths used in a connected 8-bit microprocessor system are shown in Fig. 22. The interface is similar to that of the 16-bit system but here the display memory does not receive A0 as an address, rather A0 is used as the major enabling signal for $\overline{BUFEN}$ (enables when HIGH).

APPLICATION INFORMATION (continued)

- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal bus transceiver (3-state)
- (4) SCN68000 microprocessor unit

Fig. 21 Connected 16-bit microprocessor system.




(1) 74LS373 octal transparent latch (3-state)
(2) 74LS244 octal buffer (3-state)

Fig. 22 Connected 8-bit microprocessor system.

APPLICATION INFORMATION (continued)

Disconnected systems

For many applications it may be desirable to disconnect EUROM and the display memory from the microprocessor and its ROM, RAM and other peripherals by using isolating buffers as shown in Fig. 23. The two parts of the system then operate independently and communicate only when the microprocessor accesses EUROM's register map or the display memory.



- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 75LS245 octal bus transceiver (3-state)

Fig. 23 Disconnected 8-bit system.

Synchronization

Stand-alone mode

As a stand-alone device (e.g. in terminal applications) EUROM can output a composite sync signal ($\overline{TCS}$) to the display timebase IC or to a monitor. Timing is obtained from a 6 MHz on-chip oscillator using an external crystal as shown in Fig. 24.




Fig. 24 Stand-alone synchronization mode.

Simple-slave

In the simple-slave mode EUROM synchronizes directly to another device, such as to the $\overline{TCS}$ signal from the SAA5240 European computer-controlled teletext circuit (CCT) or from another EUROM as shown in Fig. 25. EUROM's horizontal counter is reset by the falling edge of $\overline{TCS}$. A dead time of 250 ns is built in to avoid resetting the counter at every tv line and so prevents screen jitter. Field synchronization is made using EUROM's internal field sync separator.




Fig. 25 Simple-slave (direct sync) mode.

APPLICATION INFORMATION (continued)**Synchronization** (continued)*Phase-locked slave*

The phase-locked slave (indirect sync) mode is shown in Fig. 26. A phase-locked VCO in the SAA5231 teletext video processor provides sync to the timebases. When EUROM is active, its horizontal counter forms part of the phase control loop — a horizontal reference is fed back to the SAA5230 from the SAND output and a vertical reference is generated by feeding separated composite sync to EUROM's field sync separator via the VCS input. In the phase-locked slave mode, the display derived from EUROM can sync with that from a tv source or a local VLP player, thus giving picture-in-text display possibilities.




Fig. 26 Phase-locked slave (indirect sync) mode.