

features

- Low power dissipation
- Access time — 650 nsec (maximum)
- Cycle time — 900 ns (maximum)
- Refresh Period — 2 ms for 0°C–70°C
- Fully decoded
- Wired-OR capability
- Inputs fully protected
- 24-lead plastic package

description

The TMS 4023 NC is a 1024-bit RAM, organized as 1024 one-bit words, using P-channel enhancement-mode transistors. A fully decoded monolithic array, the device is available in a low-cost, standard, 24-pin dual-in-line plastic package. The dynamic memory has nondestructive readout and refreshes all 1024 bits in 32 read cycles (or 32 microseconds). The TMS 4023 NC is designed as a low-cost main-frame memory for large-storage high-performance operations.

logic definition

Negative logic is assumed.

- a) LOGICAL 1 = most negative voltage
- b) LOGICAL 0 = most positive voltage

operation (refer to functional block diagram and timing diagram)

A 10-bit address code selects any one of the 1024 bits for either Read or Write operation. A Read or Write operation may be performed with the application of a logic 1 on the chip-enable line. The memory is inhibited with the application of a logic 0 to the chip-select line. This renders the data Input/Output line open and ineffective, which allows wired-OR operation. The address decode is not inhibited however.

Application of a logic 0 to the Read/Write line will result in a Read operation. This may be presented simultaneously with or before application of the address code. Read-out is nondestructive.

A logic 1 applied to the Read/Write and chip enable will result in a Write operation. Duration of the Write command must be at least 560 nanoseconds to ensure that the data is written into memory.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltages V_{DD} and V_{SS} range (See Note 1)	–24 V to 0.3 V
Clock input voltage range (See Note 1)	–24 V to 0.3 V
Data input voltage range (See Note 1)	–24 V to 0.3 V
Operating free-air temperature range	–25°C to 70°C
Storage temperature range	–55°C to 150°C

NOTE 1: These voltage values are with respect to V_{SUB} (substrate).

TMS 4023 NC

1024-BIT RANDOM-ACCESS MEMORY

functional block diagram and pin configuration



recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNITS
Operating Voltage (See Note 1)				
Substrate Supply V_{SUB}	+1.5	+2.0	+2.5	V
V_{SS}		0		V
V_{DD}	-19	-20	-21	V
Logic Levels (See Note 1)				
Input HIGH level V_{IH}	-1.5		+0.3	V
Input LOW level V_{IL}	-19	-20	-21	V
Clock Voltage Levels (See Note 1)				
Clock HIGH level $V_{\phi H}$	-1.5		+0.3	V
Clock LOW level $V_{\phi L}$	-19	-20	-21	V
Pulse Timing				
Pulse widths				
Clock pulse width 1 $PW_{\phi 1}$	120			ns
Clock pulse width 2 $PW_{\phi 2}$	130			ns
Clock pulse width 3 $PW_{\phi 3}$	380			ns
Clock pulse width 4 $PW_{\phi 4}$	110			ns
Pulse Spacing				
Clock delay $t_{d\phi 1}, t_{d\phi 2}, t_{d\phi 3}, t_{d\phi 4}$	0			ns

NOTE 1: These voltage values are with respect to V_{SS} .

— continued

14

14-252

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4023 NC

1024-BIT RANDOM-ACCESS MEMORY

recommended operating conditions (continued)

PARAMETER	MIN	NOM	MAX	UNITS
Pulse Spacing (continued)				
Address setup t_{AS}	10			ns
Address hold t_{AH}	10			ns
Chip-select setup time t_{CS}	0			ns
Chip-select hold time t_{CH}	0			ns
R/W overlap C/S t_{WS} and t_{WH}	10			ns
Data setup t_{DS}	10			ns
Data hold t_{DH}	10			ns
Refreshing time T_{REF}			2	ms

static electrical characteristics (under recommended operating conditions and for $T_A = 0^\circ\text{C}$ to 70°C)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Leakage Current					
Substrate				100	μA
Address Input				1	μA
Clock Input				1	μA
C/S Chip Select				1	μA
R/W Read/Write				1	μA
I/O Input/Output				1	μA
Output High Current					
I_{OS} Sense	$R_{LOAD} = 200 \Omega$	1.1			mA
Supply Current Drain					
I_{DD} Drain Supply			1.0		mA

dynamic electrical characteristics (under recommended operating conditions and for $T_A = 0^\circ\text{C}$ to 70°C)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Cycle Time	$C_{LOAD} = 100 \text{ pF}$, $R_{LOAD} = 200 \Omega$, $V_{REF} = 180 \text{ mV}$	900			ns
t_{OD} Output Delay				350	ns
t_{ACC} Access time (Note 2)	$C_{LOAD} = 100 \text{ pF}$, $R_{LOAD} = 200 \Omega$, $V_{REF} = 180 \text{ mV}$		650		ns
t_{AD} Available data on output		50			ns
Capacitance					
C_{IN} Address Input			5	8	pF
$C_{\phi 1}, C_{\phi 2}$ Clock			17	20	pF
$C_{\phi 3}, C_{\phi 4}$ Chip Select			9	11	pF
R/W Read/Write			8	10	pF
I/O Input/Output			24	27	pF
Chip Selected			7	9	pF
Chip Not Selected					pF

NOTE 2: Access time is given for rise and fall times of input signals of no more than 15 ns.

TMS 4023 NC


1024-BIT RANDOM-ACCESS MEMORY

timing diagram and voltage waveforms




TMS 4023 NC 1024-BIT RANDOM-ACCESS MEMORY

TTL interface



mechanical data and pin configuration

The TMS 4023 NC is mounted in a 24-pin dual-in-line plastic package, designed for insertion in mounting-hole rows on 0.600-inch centers. (See MOS/LSI packaging section.)



PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	—	13	—
2	A ₉	14	I/O
3	A ₈	15	C/S
4	A ₇	16	R/W
5	V _{SS}	17	A ₁
6	A ₆	18	A ₀
7	A ₅	19	φ ₃
8	A ₄	20	V _{DD}
9	A ₃	21	φ ₄
10	A ₂	22	φ ₁
11	—	23	φ ₂
12	—	24	V _{SUB}

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

14-255