

**MOS  
LSI**

**TMS 4050 JL, NL**  
**4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES**


BULLETIN NO. DLS 7512242, FEBRUARY 1975—REVISED OCTOBER 1977

- 4096 x 1 Organization
- 18-Pin 300-Mil Package Configuration
- Multiplexed Data Input/Output
- 3 Performance Ranges:

	ACCESS TIME (MAX)	READ OR WRITE CYCLE (MIN)	READ, MODIFY WRITE CYCLE (MIN)
TMS 4050	300 ns	470 ns	730 ns
TMS 4050-1	250 ns	430 ns	660 ns
TMS 4050-2	200 ns	400 ns	600 ns

- Full TTL Compatibility on All Inputs  
(No Pull-up Resistors Needed)
- Registers for Addresses Provided on Chip
- Open-Drain Output Buffer
- Single Low-Capacitance Clock
- Low-Power Dissipation
  - 420 mW Operating (Typical)
  - 0.1 mW Standby (Typical)
- N-Channel Silicon-Gate Technology

18-PIN CERAMIC AND PLASTIC  
DUAL-IN-LINE PACKAGES  
(TOP VIEW)



**description**

The TMS 4050 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4050, 250 ns access for the TMS 4050-1, and 200 ns for TMS 4050-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The input buffers allow a minimum 200 mV noise margin when driven by a series 74 TTL device. The TTL-compatible open-drain buffer is guaranteed to drive 1 series 74 TTL gate. The low capacitance of the address and control inputs precludes the need for specialized drivers. The TMS 4050 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers. The data input and output are multiplexed to facilitate compatibility with a common bus system. A 12 line address is available, which minimizes external control logic and optimizes system performance.

The typical power dissipation of these RAM's is 420 mW active and 0.1 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4050 series is offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from 0°C to 70°C. Packages are designed for insertion in mounting hole rows on 300-mil centers.

**operation**

**chip enable (CE)**

A single external clock input is required. All read, write, and read-modify-write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode and is not selected. No read/write operations can take place during the standby mode because the chip is disabled and is automatically precharging.

76 PRELIMINARY DATA SHEET:  
Supplementary data may be  
published at a later date.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# TMS 4050 JL, NL

## 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DRAMs

**Operation (continued)**

**mode select ( $\overline{R/\overline{W}}$ )**

The read or write mode is selected through the read/write ( $\overline{R/\overline{W}}$ ) input. A logic high on the  $\overline{R/\overline{W}}$  input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected and the data output is disabled when the write mode is selected.

**address (A0–A11)**

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

**data input/output (I/O)**

Data input and output are multiplexed on a common input/output terminal, which is controlled by the  $\overline{R/\overline{W}}$  input. Data is written during a write or read-modify-write cycle while the chip enable is high. The I/O terminal requires connection to an external pull-up resistor since the output buffer has an open-drain configuration. The open-drain output buffer provides direct TTL sink compatibility with a fan-out of one Series 74 TTL gate. A low logic level results from conduction in the open-drain output buffer while a high level occurs with the buffer in its high-impedance state. Data written into the memory is read out in its true form.

**refresh**


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses (A0 through A5) every 2 milliseconds or less. Addressing any row refreshes all 64 bits in that row. The column addresses (A6 through A11) can be indeterminate during refresh.

**Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, VDD (see Note 1)	–0.3 to 20 V
Supply voltage, VDD relative to VSS	–0.1 to 15 V
Supply voltage, VSS (see Note 1)	–0.3 to 20 V
All input voltages (see Note 1)	–0.3 to 20 V
Chip-enable voltage (see Note 1)	–0.3 to 20 V
Output voltage (operating, with respect to VSS)	–2 to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–55°C to 150°C

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V<sub>SS</sub>.

**Functional block diagram**



# TMS 4050 JL, NL

## 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$	11.4	12	12.6	V
Supply voltage, $V_{SS}$		0		V
Supply voltage, $V_{BB}$	-4.5	-5	-5.5	V
High-level input voltage, $V_{IH}$ (all inputs except chip enable)	2.2		5.5	V
High-level chip enable input voltage, $V_{IH(CE)}$	$V_{DD} - 0.6$		$V_{DD} + 1$	V
Low-level input voltage, $V_{IL}$ (all inputs except chip enable) (see Note 2)	-0.6		0.6	V
Low-level chip enable input voltage, $V_{IL(CE)}$ (see Note 2)	-1		0.6	V
Refresh time, $t_{refresh}$			2	ms
Operating free-air temperature, $T_A$	0		70	$^{\circ}C$

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions, $T_A = 0^{\circ}C$ to $70^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$ High-level output voltage	$t_a$ = guaranteed maximum access time, $R_L = 2.2 \text{ k}\Omega$ to 5.5 V, $C_L = 50 \text{ pF}$ , Load = 1 Series 74 TTL gate		2.4		V
$V_{OL}$ Low-level output voltage		$V_{SS}$		0.4	V
$I_{OL}$ Low-level output current	$t_a$ = guaranteed maximum access time, $C_L = 50 \text{ pF}$ , $V_{OL} = 0.4 \text{ V}$		5		mA
$I_I$ Input current (all inputs including I/O except chip enable)	$V_I = 0$ to 5.5 V			10	$\mu A$
$I_{I(CE)}$ Chip enable input current	$V_I = 0$ to 13.2 V			10	$\mu A$
$I_{DD}$ Supply current from $V_{DD}$	$V_{I(CE)} = 13.2 \text{ V}$			35	60
				35	70
$I_{DD}$ Supply current from $V_{DD}$ , standby	$V_{I(CE)} = 0.6 \text{ V}$ (See Note 3)			20	$\mu A$
$I_{DD(av)}$ Average supply current from $V_{DD}$ during read or write cycle	Minimum cycle timing			32	mA
				35	
				38	
				32	
$I_{DD(av)}$ Average supply current from $V_{DD}$ during read, modify write cycle				35	mA
				38	
$I_{BB}$ Supply current from $V_{BB}$	$V_{BB} = -5.5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $V_{DD} = 12.6 \text{ V}$			5	100

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTE 3: Chip enable must be cycled before  $I_{DD}$  standby measurement is made.

capacitance at  $V_{DD} = 12 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $V_{BB} = -5 \text{ V}$ ,  $V_{I(CE)} = 0 \text{ V}$ ,  $V_I = 0 \text{ V}$ ,  $f = 1 \text{ MHz}$ <sup>‡</sup>,  
 $T_A = 0^{\circ}C$  to  $70^{\circ}C$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$C_{i(ad)}$ Input capacitance address inputs			5	7	pF
$C_{i(CE)}$ Input capacitance clock input	$V_{I(CE)} = 12 \text{ V}$		24	28	pF
	$V_{I(CE)} = 0 \text{ V}$		29	33	
$C_{i(R/W)}$ Input capacitance read/write input			5	7	pF
$C_{i(I/O)}$ I/O terminal capacitance			7	9	pF

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

<sup>‡</sup> AC characteristics guaranteed only for cumulative chip enable duty cycle less than 65% over each 2 millisecond period.

## TMS 4050 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DRAWING

read cycle timing requirements over recommended supply voltage range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	TMS 4050		TMS 4050-1		TMS 4050-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c}(\text{rd})$ Read cycle time	470		430		400		ns
$t_w(\text{CEH})$ Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
$t_w(\text{CEL})$ Pulse width, chip enable low	130		130		130		ns
$t_r(\text{CE})$ Chip-enable rise time		40		40		40	ns
$t_f(\text{CE})$ Chip-enable fall time		40		40		40	ns
$t_{su}(\text{ad})$ Address setup time	0†		0†		0†		ns
$t_s(\text{rd})$ Read setup time	0†		0†		0†		ns
$t_h(\text{ad})$ Address hold time	150†		150†		150†		ns
$t_h(\text{rd})$ Read hold time	40↓		40↓		40↓		ns

† The arrow indicates the edge of the chip-enable pulse used for reference; † for the rising edge, ↓ for the falling edge.

read cycle switching characteristics over recommended supply voltage range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	TMS 4050		TMS 4050-1		TMS 4050-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(\text{CE})$ Access time from chip enable*		280		230		180	ns
$t_a(\text{ad})$ Access time from addresses†		300		250		200	ns
$t_{PLH}$ Propagation delay time, low-to-high level output from chip enable*	40		40		40		ns

\* Test conditions:  $C_L = 50$  pF,  $R_L = 2.2$  k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate.

† Test conditions:  $C_L = 50$  pF,  $R_L = 2.2$  k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate,  $t_r(\text{CE}) = 20$  ns.

write cycle timing requirements over recommended supply voltage range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	TMS 4050		TMS 4050-1		TMS 4050-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_c(\text{wr})$ Write cycle time	470		430		400		ns
$t_w(\text{CEH})$ Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
$t_w(\text{CEL})$ Pulse width, chip enable low	130		130		130		ns
$t_w(\text{wr})$ Write pulse width	200		190		180		ns
$t_r(\text{CE})$ Chip-enable rise time		40		40		40	ns
$t_f(\text{CE})$ Chip-enable fall time		40		40		40	ns
$t_{su}(\text{ad})$ Address setup time	0†		0†		0†		ns
$t_{su}(\text{da-wr})$ Data-to-write setup time*	0		0		0		ns
$t_{su}(\text{wr})$ Write-pulse setup time	240↓		220↓		210↓		ns
$t_d(\text{CEH-wr})$ Chip-enable-high-to-write delay time†		40†		40†		40†	ns
$t_h(\text{ad})$ Address hold time	150†		150†		150†		ns
$t_h(\text{da})$ Data hold time	40↓		40↓		40↓		ns

† The arrow indicates the edge of the chip-enable pulse used for reference; † for the rising edge, ↓ for the falling edge.


\* If R/W is low before CE goes high, then I/O (data in) must be valid when CE goes high.

† The write pulse must go low at least  $t_{su}(\text{wr})$  minimum before CE goes low; if R/W remains high more than  $t_d(\text{CEH-wr})$  maximum (40 ns) after CE goes high, the data in driver must be disabled until R/W goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices (see comments on Region 1 under read, modify write timing diagram).

# TMS 4050 JL, NL


## 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### read or refresh cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).  
For minimum cycle,  $t_r(CE)$  and  $t_f(CE)$  are equal to 20 ns.

### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

\*The write pulse must go low at least  $t_{su}(wr)$  minimum before CE goes high. If R/W remains high more than  $t_d(CEH-wr)$  maximum 140 ns after CE goes low, the data in driver must be disabled until R/W goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices. During  $t_d(CEH-wr)$ , R/W is permitted to change from high to low only.

## TMS 4050 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read-modify-write cycle timing requirements over recommended supply voltage range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	TMS 4050		TMS 4050-1		TMS 4050-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(RMW)}$ Read-modify-write cycle time <sup>†</sup>	730		960		600		ns
$t_{w(CEH)}$ Pulse width, chip enable high <sup>†</sup>	560	4000	490	4000	430	4000	ns
$t_{w(CEL)}$ Pulse width, chip enable low	130		130		130		ns
$t_{w(wr)}$ Write pulse width	200		190		180		ns
$t_r(CE)$ Chip-enable rise time		40		40		40	ns
$t_f(CE)$ Chip-enable fall time		40		40		40	ns
$t_d(wr-dsL)$ Write to data-in-low delay time		20		20		20	ns
$t_{su}(ad)$ Address setup time	0 <sup>†</sup>		0 <sup>†</sup>		0 <sup>†</sup>		ns
$t_{su}(dsH)$ Data-in-high setup time	240 <sup>↓</sup>		220 <sup>↓</sup>		210 <sup>↓</sup>		ns
$t_{su}(rd)$ Read-pulse setup time	0 <sup>†</sup>		0 <sup>†</sup>		0 <sup>†</sup>		ns
$t_{su}(wr)$ Write-pulse setup time	240 <sup>↓</sup>		220 <sup>↓</sup>		210 <sup>↓</sup>		ns
$t_h(ad)$ Address hold time	150 <sup>†</sup>		150 <sup>†</sup>		150 <sup>†</sup>		ns
$t_h(rd)$ Read hold time	300 <sup>†</sup>		250 <sup>†</sup>		200 <sup>†</sup>		ns
$t_h(ds)$ Data hold time	40 <sup>↓</sup>		40 <sup>↓</sup>		40 <sup>↓</sup>		ns

<sup>†</sup>The arrow indicates the edge of the chip-enable pulse for reference: <sup>†</sup> for the rising edge; <sup>↓</sup> for the falling edge.

<sup>†</sup>Test conditions:  $t_{f(CE)} = 20$  ns.


read-modify-write cycle switching characteristics over recommended supply voltage range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	TMS 4050		TMS 4050-1		TMS 4050-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(CE)$ Access time from chip enable <sup>†</sup>		280		230		180	ns
$t_a(ad)$ Access Time from addresses <sup>†</sup>		300		250		200	ns

<sup>†</sup>Test conditions:  $C_L = 50$  pF,  $R_L = 2.2$  k $\Omega$ , Load = 1 Series 74 TTL gate.

<sup>†</sup>Test conditions:  $C_L = 50$  pF,  $R_L = 2.2$  k $\Omega$ , Load = 1 Series 74 TTL gate,  $t_r(CE) = 20$  ns.

read-modify-write cycle timing



**REGION 1** - In region 1, data-out is valid until the I/O terminal is forced high or low by the data-in driver. A transition from low to high is permissible but additional power to overcome the output buffer will be required. A transition from high to low is permitted without power penalty.

**REGION 2** - In region 2 a single transition is permitted. It is NOT a true "Don't Care" region. If a low-to-high transition is required, it must be valid by the end of region 2.

NOTE: For the chip enable input high and low timing points are 90% and 10% of  $V_{IH}(CE)$ . Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).  
For minimum cycle,  $t_r(CE)$  and  $t_f(CE)$  are equal to 20 ns.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

81


DRAWS

# TMS 4050 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES



## timing diagram conventions

TIMING DIAGRAM SYMBOL	MEANING	
	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't care	State unknown or changing
	(Does not apply)	Center line is high-impedance off-state

## TYPICAL WAVEFORMS



# TMS 4050 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES



DRAMs

PRINTED IN U.S.A.  
 TI cannot assume any responsibility for any circuits shown  
 to represent that they are free from patent infringement.  
 TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME  
 WITHOUT NOTICE TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

**TEXAS INSTRUMENTS**  
 INCORPORATED  
 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222